{"schema_version":"2026-09-05.topic-graph-v1","canonical_url":"https://www.manufacturing.ai/topics/hbm","topic":{"slug":"hbm","name":"How AI Compute Gets Built: High Bandwidth Memory","description":"A curated, evidence-first reference collection on High Bandwidth Memory (HBM): what it is, how it differs from conventional memory, who builds and standardizes it, and the major generational, production, and packaging milestones behind today's AI accelerators.","coverage_notes":"Sprint 4A.1 corrected corpus: 11 events and 6 concepts. Every assertion cites at least one source this session actually fetched and read; search-result-only and blocked sources are retained only as honest references, never as sole evidence. Excludes routine marketing releases and excludes at least one researched candidate (TSMC CoWoS packaging-capacity figures) for insufficient sourcing — see the Sprint 4A.1 acceptance report. The Samsung/NVIDIA qualification event models genuine, unresolved uncertainty (reported vs. not-yet-formally-approved) rather than a false event-date conflict. Not yet publicly published; every event/concept/company row and assertion here is draft/pending-review only.","primer":null,"reviewed_through_date":null,"source_count":23,"inspected_source_count":19,"consulted_reference_count":9,"blocked_reference_count":4,"set_aside_reference_count":5},"figures":[],"blocked_references":[{"title":"High Bandwidth Memory (HBM) DRAM — JESD235","publisher":"JEDEC Solid State Technology Association","url":"https://www.jedec.org/standards-documents/docs/jesd235a","source_type":"other","retrieval_status":"blocked_403","content_inspected":false,"published_at":null},{"title":"High Bandwidth Memory (HBM3) DRAM — JESD238","publisher":"JEDEC Solid State Technology Association","url":"https://www.jedec.org/standards-documents/docs/jesd238b01","source_type":"other","retrieval_status":"blocked_403","content_inspected":false,"published_at":null},{"title":"JEDEC finalizes HBM4 memory standard with major bandwidth and efficiency upgrades","publisher":"Tom's Hardware","url":"https://www.tomshardware.com/pc-components/ram/jedec-finalizes-hbm4-memory-standard-with-major-bandwidth-and-efficiency-upgrades","source_type":"journalism","retrieval_status":"blocked_403","content_inspected":false,"published_at":null},{"title":"JEDEC Releases HBM4 Standard to Advance AI and HPC Memory","publisher":"HPCwire","url":"https://www.hpcwire.com/off-the-wire/jedec-releases-hbm4-standard-to-advance-ai-and-hpc-memory/","source_type":"journalism","retrieval_status":"blocked_403","content_inspected":false,"published_at":null}],"set_aside_references":[{"title":"Chip-on-Wafer-on-Substrate (CoWoS) - TSMC","publisher":"WikiChip","url":"https://en.wikichip.org/wiki/tsmc/cowos","source_type":"other","retrieval_status":"search_result_only","content_inspected":false},{"title":"Micron Commences Volume Production of HBM3E Solution to Accelerate the Growth of AI","publisher":"HPCwire (Micron press-release syndication)","url":"https://www.hpcwire.com/off-the-wire/micron-commences-volume-production-of-hbm3e-solution-to-accelerate-the-growth-of-ai/","source_type":"press_release","retrieval_status":"search_result_only","content_inspected":false},{"title":"Micron HBM4 product disclosure","publisher":"Micron Technology","url":"https://www.micron.com/products/memory/hbm","source_type":"company_website","retrieval_status":"search_result_only","content_inspected":false},{"title":"Reports that Samsung Foundry has allocated over half its 4nm capacity to HBM4 base dies","publisher":"Various trade outlets","url":"https://www.techtimes.com/articles/326959/20260908/samsung-foundry-pivots-half-4nm-capacity-hbm4-external-customers-compete-own-fab.htm","source_type":"journalism","retrieval_status":"search_result_only","content_inspected":false},{"title":"TrendForce reports on HBM4E logic-die process nodes","publisher":"TrendForce","url":"https://www.trendforce.com/news/2026/03/20/news-sk-hynix-reportedly-weighs-tsmc-3nm-for-hbm4e-logic-dies-to-gain-edge-over-samsung/","source_type":"journalism","retrieval_status":"search_result_only","content_inspected":false}],"concepts":[{"slug":"cowos","name":"CoWoS (Chip-on-Wafer-on-Substrate)","category":"packaging_technology","canonical_url":"https://www.manufacturing.ai/topics/hbm#cowos","assertions":[{"id":"de31716e-4f54-4831-9490-b77e6518ff56","predicate":"concept.description","statement":"CoWoS is TSMC's wafer-level packaging technology that places a processor and HBM stacks on a shared silicon interposer, used by customers including NVIDIA; TSMC's chronicle of it starts with a 2011 conference paper and lists named customer products from 2012, with more than 60 tape-outs in production or development as of August 2019.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"e505f612-afed-4f77-b2f3-97721b4f3c84","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"CoWoS® Packaging Technology","publisher":"TSMC","url":"https://www.tsmc.com/english/dedicatedFoundry/technology/CoWoS","source_type":"company_website","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}}]}]},{"slug":"hbm-base-die","name":"HBM Base Die (Buffer Die)","category":"component","canonical_url":"https://www.manufacturing.ai/topics/hbm#hbm-base-die","assertions":[{"id":"af4e1e79-99e4-42ff-bf4c-c7c6cef15795","predicate":"concept.description","statement":"The HBM base die is the bottom, non-memory die in an HBM stack that manages the memory controller, power delivery, refresh/RAS, and protocol conversion functions for the DRAM dies stacked above it.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"a8434ec7-765f-4758-b795-55cbe16ef2dc","stance":"supports","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"Deep Dive on HBM","publisher":"Nomad Semiconductor (Substack)","url":"https://www.nomadsemi.com/p/deep-dive-on-hbm","source_type":"other","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}}]}]},{"slug":"high-bandwidth-memory","name":"High Bandwidth Memory (HBM)","category":"memory_technology","canonical_url":"https://www.manufacturing.ai/topics/hbm#high-bandwidth-memory","assertions":[{"id":"a457d882-6787-4f75-9c52-c78bcf3c741e","predicate":"concept.description","statement":"HBM stacks DRAM dies vertically over a logic base die using through-silicon vias, then packages the stack beside a processor for higher bandwidth and lower power than conventional off-package memory.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"b9064445-8ee5-4445-bbdf-47432b858453","stance":"supports","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"What is HBM (High Bandwidth Memory)? Deep Dive into Architecture, Packaging, and Applications","publisher":"Wevolver","url":"https://www.wevolver.com/article/what-is-hbm-high-bandwidth-memory-deep-dive-into-architecture-packaging-and-applications","source_type":"other","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}}]}]},{"slug":"mr-muf","name":"MR-MUF (Mass Reflow Molded Underfill)","category":"process","canonical_url":"https://www.manufacturing.ai/topics/hbm#mr-muf","assertions":[{"id":"f4d130ac-4e90-4086-896a-818aefeefbc5","predicate":"concept.description","statement":"MR-MUF is SK hynix's die-stacking process that injects and hardens a liquid protective underfill between stacked dies in a mass-reflow step, which the company states (without independent benchmark confirmation found in this research) improves warpage control versus film-type underfill.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"989e9594-5e8d-482d-9be8-d462b800e5f1","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"SK hynix Completes World's First HBM4 Development and Readies Mass Production","publisher":"SK hynix Newsroom","url":"https://news.skhynix.com/sk-hynix-completes-worlds-first-hbm4-development-and-readies-mass-production/","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2025-09-12","documents":[]}},{"id":"4f33dec5-463b-4daf-802e-eb10629e3f59","stance":"qualifies","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"SK hynix Completes World's First HBM4 Development and Readies Mass Production","publisher":"SK hynix Newsroom","url":"https://news.skhynix.com/sk-hynix-completes-worlds-first-hbm4-development-and-readies-mass-production/","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2025-09-12","documents":[]}}]}]},{"slug":"interposer","name":"Silicon Interposer","category":"packaging_technology","canonical_url":"https://www.manufacturing.ai/topics/hbm#interposer","assertions":[{"id":"bca40385-31e2-4216-b447-5d55f6701475","predicate":"concept.description","statement":"A silicon interposer is a passive, TSV-based silicon layer placed beneath adjacent logic and HBM dies to provide high-density interconnects between them and the package substrate below.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":1,"evidence":[{"id":"9c8c01f8-c7ab-4c76-ab2e-b4c81d4a081f","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"CoWoS® Packaging Technology","publisher":"TSMC","url":"https://www.tsmc.com/english/dedicatedFoundry/technology/CoWoS","source_type":"company_website","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}}]}]},{"slug":"through-silicon-via","name":"Through-Silicon Via (TSV)","category":"interconnect","canonical_url":"https://www.manufacturing.ai/topics/hbm#through-silicon-via","assertions":[{"id":"5f20e89d-9801-4a19-8e22-c7c58904937f","predicate":"concept.description","statement":"A TSV is a vertical, etched-and-filled electrical connection through a silicon die that lets stacked dies communicate directly, and is the interconnect technology underlying HBM's DRAM stacks.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"e171defc-8691-420a-9347-dcd36e0cb44c","stance":"supports","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"TSV (Through-Silicon Via) Technology: Enabling 3D Memory like HBM","publisher":"PatSnap Eureka","url":"https://eureka.patsnap.com/article/tsv-through-silicon-via-technologyenabling-3d-memory-like-hbm","source_type":"other","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}}]}]}],"events":[{"slug":"skhynix-hbm4-mrmuf-2025","title":"SK hynix Completes World-First HBM4 Development, Readies MR-MUF Mass Production","category":"packaging_milestone","event_date":"2025-09-12","date_precision":"day","country":"South Korea","region":null,"canonical_url":"https://www.manufacturing.ai/topics/hbm#skhynix-hbm4-mrmuf-2025","assertions":[{"id":"c32e528d-2d17-4b56-a5b0-d14394f492f6","predicate":"event.description","statement":"SK hynix completed HBM4 development and readied MR-MUF-based mass production on September 12, 2025, claiming over 10Gbps operating speed and 40%+ power-efficiency improvement — company-reported figures, not yet independently verified.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"97f24035-ebd0-4e1c-a31f-045652069c8c","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"SK hynix Completes World's First HBM4 Development and Readies Mass Production","publisher":"SK hynix Newsroom","url":"https://news.skhynix.com/sk-hynix-completes-worlds-first-hbm4-development-and-readies-mass-production/","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2025-09-12","documents":[]}},{"id":"be5dc153-31f8-4e04-a76e-af060d658586","stance":"qualifies","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"SK hynix Completes World's First HBM4 Development and Readies Mass Production","publisher":"SK hynix Newsroom","url":"https://news.skhynix.com/sk-hynix-completes-worlds-first-hbm4-development-and-readies-mass-production/","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2025-09-12","documents":[]}}]}]},{"slug":"jedec-hbm4-jesd270-4-2025","title":"JEDEC Releases the HBM4 Standard (JESD270-4)","category":"standards_milestone","event_date":"2025-04-01","date_precision":"month","country":null,"region":null,"canonical_url":"https://www.manufacturing.ai/topics/hbm#jedec-hbm4-jesd270-4-2025","assertions":[{"id":"9689e894-fcb5-41bd-8492-268dd56dea5f","predicate":"event.description","statement":"JEDEC published JESD270-4 on 16 April 2025 specifying HBM4 at up to 8 Gb/s over a 2048-bit interface for up to 2 TB/s per stack, 32 channels per stack with two pseudo-channels each, Directed Refresh Management, 4- to 16-high stacks at 24 or 32 Gb dies for up to 64GB, and backwards compatibility with HBM3 controllers.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"1b29d292-528b-426a-bede-db37985fc018","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"JEDEC and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard","publisher":"JEDEC Solid State Technology Association","url":"https://www.jedec.org/news/pressreleases/jedec%C2%AE-and-industry-leaders-collaborate-release-jesd270-4-hbm4-standard-advancing","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2025-04-16","documents":[]}},{"id":"c95514ac-b5ae-4b0d-9631-d92cac6a932a","stance":"supports","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"High Bandwidth Memory","publisher":"Wikipedia","url":"https://en.wikipedia.org/wiki/High_Bandwidth_Memory","source_type":"other","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}}]}]},{"slug":"skhynix-12layer-hbm3e-2024","title":"SK hynix Begins Mass Production of the World's First 12-Layer HBM3E","category":"production_milestone","event_date":"2024-09-26","date_precision":"day","country":"South Korea","region":null,"canonical_url":"https://www.manufacturing.ai/topics/hbm#skhynix-12layer-hbm3e-2024","assertions":[{"id":"e601a89d-4914-47ff-a07e-69a53d0ab7a4","predicate":"event.description","statement":"SK hynix began mass production of the world's first 12-layer HBM3E (36GB, 9.6Gbps) on September 26, 2024.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"6b7cf2ba-7d5d-47c7-9473-9099a77c83c9","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"SK hynix Begins Volume Production of the World's First 12-Layer HBM3E","publisher":"SK hynix Newsroom","url":"https://news.skhynix.com/en/sk-hynix-begins-volume-production-of-the-world-first-12-layer-hbm3e/","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2024-09-26","documents":[]}}]}]},{"slug":"skhynix-indiana-packaging-2024","title":"SK hynix Signs Investment Agreement for Indiana HBM Packaging Facility","category":"facility_event","event_date":"2024-04-03","date_precision":"day","country":"United States","region":"Indiana","canonical_url":"https://www.manufacturing.ai/topics/hbm#skhynix-indiana-packaging-2024","assertions":[{"id":"901fd97a-93a6-4a9b-8bdf-827e12883789","predicate":"event.facility_location","statement":"The facility SK hynix committed to build is located in West Lafayette, Indiana.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"39f77265-935d-48ce-b5db-d4ed05255504","stance":"supports","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"SK hynix Signs Investment Agreement of Advanced Chip Packaging with Indiana","publisher":"SK hynix Newsroom","url":"https://news.skhynix.com/sk-hynix-signs-investment-agreement-of-advanced-chip-packaging-with-indiana/","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2024-04-03","documents":[]}}]},{"id":"94463f7c-0450-4c8f-93b7-f63b4b101740","predicate":"event.description","statement":"SK hynix signed a $3.87 billion investment agreement on April 3, 2024, for an HBM advanced-packaging facility in West Lafayette, Indiana, with Purdue University collaboration and mass production targeted for H2 2028.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"eceec4cc-8434-4def-bdbb-68c7434783dd","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"SK hynix Signs Investment Agreement of Advanced Chip Packaging with Indiana","publisher":"SK hynix Newsroom","url":"https://news.skhynix.com/sk-hynix-signs-investment-agreement-of-advanced-chip-packaging-with-indiana/","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2024-04-03","documents":[]}}]}]},{"slug":"skhynix-8layer-hbm3e-2024","title":"SK hynix Begins Volume Production of the Industry's First HBM3E","category":"production_milestone","event_date":"2024-03-19","date_precision":"day","country":"South Korea","region":null,"canonical_url":"https://www.manufacturing.ai/topics/hbm#skhynix-8layer-hbm3e-2024","assertions":[{"id":"867b071e-4d0f-4d4a-a987-1f63db56114d","predicate":"event.description","statement":"SK hynix began volume production of the industry's first HBM3E on March 19, 2024, for supply to a customer from late March, at up to 1.18TB/s.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"34800983-85f0-46db-99e6-db492c70e3e9","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"SK hynix Begins Volume Production of Industry's First HBM3E","publisher":"SK hynix Newsroom","url":"https://news.skhynix.com/sk-hynix-begins-volume-production-of-industry-first-hbm3e/","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2024-03-19","documents":[]}}]}]},{"slug":"micron-hbm3e-h200-2024","title":"Micron Ships HBM3E for NVIDIA's H200","category":"production_milestone","event_date":"2024-02-01","date_precision":"month","country":null,"region":null,"canonical_url":"https://www.manufacturing.ai/topics/hbm#micron-hbm3e-h200-2024","assertions":[{"id":"1500cdfb-b400-40ef-915d-ce8709403920","predicate":"event.description","statement":"Micron's 24GB 8-high HBM3E shipped in NVIDIA's H200 GPUs starting Q2 2024, at over 1.2TB/s bandwidth, per Micron's own product page.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":1,"evidence":[{"id":"b8adda01-04cc-44c3-bd16-53b33e51d113","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"HBM3E | Micron Technology Inc.","publisher":"Micron Technology","url":"https://www.micron.com/products/memory/hbm/hbm3e","source_type":"company_website","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}}]}]},{"slug":"amd-mi300x-hbm3-2023","title":"AMD Launches the Instinct MI300X Accelerator with HBM3 Memory","category":"accelerator_adoption","event_date":"2023-12-06","date_precision":"day","country":"United States","region":"California","canonical_url":"https://www.manufacturing.ai/topics/hbm#amd-mi300x-hbm3-2023","assertions":[{"id":"6c4dda08-0b3e-4808-82ed-6b72079b21e0","predicate":"event.description","statement":"AMD launched the Instinct MI300X accelerator with 192GB of HBM3 memory at 5.3TB/s peak bandwidth on December 6, 2023.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"48ce97af-ba95-4f89-aa8e-7469b85d23d3","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"AMD Delivers Leadership Portfolio of Data Center AI Solutions with AMD Instinct MI300 Series","publisher":"AMD Investor Relations","url":"https://ir.amd.com/news-events/press-releases/detail/1173/amd-delivers-leadership-portfolio-of-data-center-ai-solutions-with-amd-instinct-mi300-series","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2023-12-06","documents":[]}},{"id":"9403b7af-a20d-43af-8625-91f74aa56294","stance":"qualifies","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"AMD Announces AMD Instinct MI300 Accelerator Launch Event","publisher":"AMD Investor Relations","url":"https://ir.amd.com/news-events/press-releases/detail/1168/amd-announces-amd-instinct-mi300-accelerator-launch-event-highlighting-rapidly-expanding-ecosystem-of-ai-customers-and-partners","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2023-11-15","documents":[]}}]}]},{"slug":"nvidia-h100-hbm3-2022","title":"NVIDIA Announces the H100 GPU with HBM3 Memory","category":"accelerator_adoption","event_date":"2022-03-22","date_precision":"day","country":"United States","region":"California","canonical_url":"https://www.manufacturing.ai/topics/hbm#nvidia-h100-hbm3-2022","assertions":[{"id":"d3c3f329-7eb7-45cc-8518-99db1faa2956","predicate":"event.description","statement":"NVIDIA announced the H100 GPU with HBM3 memory (\"the first GPU... to utilize HBM3, enabling 3TB/s of memory bandwidth\") on March 22, 2022.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"1e0b177b-876f-4c97-98d7-4af04f53b271","stance":"supports","is_primary_for_assertion":true,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"NVIDIA Announces Hopper Architecture, the Next Generation of Accelerated Computing","publisher":"NVIDIA Newsroom","url":"https://nvidianews.nvidia.com/news/nvidia-announces-hopper-architecture-the-next-generation-of-accelerated-computing","source_type":"press_release","retrieval_status":"fetched","content_inspected":true,"published_at":"2022-03-22","documents":[]}},{"id":"95149255-f3d8-4274-a8d6-19e7d151573e","stance":"qualifies","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"NVIDIA H100 Tensor Core GPU","publisher":"NVIDIA","url":"https://www.nvidia.com/en-us/data-center/h100/","source_type":"company_website","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}}]}]},{"slug":"jedec-hbm3-jesd238-2022","title":"JEDEC Publishes the HBM3 Standard (JESD238)","category":"standards_milestone","event_date":"2022-01-01","date_precision":"month","country":null,"region":null,"canonical_url":"https://www.manufacturing.ai/topics/hbm#jedec-hbm3-jesd238-2022","assertions":[{"id":"ae654527-be01-4acd-9d0e-074161009da2","predicate":"event.description","statement":"JEDEC published the HBM3 DRAM standard (JESD238) in January 2022.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":1,"evidence":[{"id":"cacb8914-0612-44ff-8655-0b6c7416c0e9","stance":"supports","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"JEDEC Publishes HBM3 Standard (JESD238)","publisher":"Phoronix","url":"https://www.phoronix.com/news/JEDEC-HBM3","source_type":"journalism","retrieval_status":"fetched","content_inspected":true,"published_at":"2022-01-28","documents":[]}}]}]},{"slug":"jedec-hbm-jesd235-2013","title":"JEDEC Adopts the Original HBM Standard (JESD235)","category":"standards_milestone","event_date":"2013-10-01","date_precision":"month","country":null,"region":null,"canonical_url":"https://www.manufacturing.ai/topics/hbm#jedec-hbm-jesd235-2013","assertions":[{"id":"f56b52bb-ecb9-49f6-b7c8-40e41d66d35b","predicate":"event.description","statement":"JEDEC adopted the original HBM DRAM standard, JESD235, in October 2013, based on a 2010 proposal from AMD and SK hynix.","assessment":"reported","editor_reviewed":false,"reference_only_source_count":1,"evidence":[{"id":"754a6943-800a-4505-924a-bca0bc8576ee","stance":"supports","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"JEDEC Updates High Bandwidth Memory (HBM) Standard To 24GB Per Stack At Blistering 307GBps","publisher":"HotHardware","url":"https://hothardware.com/news/jedec-updates-high-bandwidth-memory-hbm-standard-to-24gb-per-stack-at-blistering-307gbps","source_type":"journalism","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}},{"id":"97396fa1-dfc0-43a0-a258-4544822f1f80","stance":"supports","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"High Bandwidth Memory","publisher":"Wikipedia","url":"https://en.wikipedia.org/wiki/High_Bandwidth_Memory","source_type":"other","retrieval_status":"fetched","content_inspected":true,"published_at":null,"documents":[]}}]}]},{"slug":"samsung-nvidia-hbm3e-qualification-2025","title":"Samsung Reportedly Clears Internal HBM3E Testing; NVIDIA Approval Status Disputed","category":"qualification_announcement","event_date":null,"date_precision":"unknown","country":"South Korea","region":null,"canonical_url":"https://www.manufacturing.ai/topics/hbm#samsung-nvidia-hbm3e-qualification-2025","assertions":[{"id":"392c2eb5-cf41-49e2-ae79-1a9a738deae1","predicate":"event.description","statement":"Samsung reportedly passed NVIDIA's HBM3E qualification testing per one account, while a second account states formal NVIDIA approval had not yet been received — an unresolved disagreement, not a confirmed occurrence.","assessment":"disputed","editor_reviewed":false,"reference_only_source_count":0,"evidence":[{"id":"2d330db8-9e2d-4898-b887-186fab64c488","stance":"supports","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"Samsung clears Nvidia hurdle for 12-layer HBM3E supply, setting stage for HBM4 battle","publisher":"KED Global (Korea Economic Daily)","url":"https://www.kedglobal.com/korean-chipmakers/newsView/ked202509190008","source_type":"journalism","retrieval_status":"fetched","content_inspected":true,"published_at":"2025-09-19","documents":[]}},{"id":"18297356-51e2-4e34-a3ed-875cdd616a54","stance":"challenges","is_primary_for_assertion":false,"origin_independence":"unknown","note":null,"quote":null,"source":{"title":"Samsung 12H HBM3e Reportedly Clears NVIDIA Tests After 18-Month Setback, HBM4 Reaches Final Phase","publisher":"TrendForce","url":"https://www.trendforce.com/news/2025/09/22/news-samsung-12h-hbm3e-reportedly-clears-nvidia-tests-after-18-month-setback-hbm4-reaches-final-phase/","source_type":"journalism","retrieval_status":"fetched","content_inspected":true,"published_at":"2025-09-22","documents":[]}}]}]}],"policy":{"publication_model":"transparency","evidence_entries_may_share_a_source":true,"linked_documents_do_not_add_verification":true,"correction_intake_available":false,"assessment_meanings":{"primary-source confirmed":"Editor-reviewed against a first-party source.","cross-source corroborated":"Editor-confirmed across two independent origins.","reported":"Supported by the attached sources; not yet editor-reviewed.","disputed":"Sources conflict; competing accounts are both attached.","superseded":"Replaced by a newer assertion.","unverified":"No supporting evidence attached."},"evidence_eligibility":"`evidence[]` contains only sources whose content was actually retrieved and read (`content_inspected: true`). Sources that could not be retrieved are counted per-assertion in `reference_only_source_count`, listed for the whole collection in `consulted_references`, and never presented as evidence. `source_count` counts only sources an assertion actually rests on — it deliberately excludes `consulted_references`, so it is never inflated by material nobody could read.","topic_scope":"Assertions and source counts are limited to the topic's current packet lineage. Reusing a concept in another topic does not silently import that other topic's assertions.","rights":"Statements are Manufacturing.ai's own prose. Source excerpts are not redistributed; `quote` is present only where explicitly cleared.","attribution":"Cite as Manufacturing.ai, https://www.manufacturing.ai/topics/hbm","correction_url":"https://www.manufacturing.ai/methodology#corrections"}}